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HEMT TRANSISTOR INCLUDING FIELD 




[ 0001 ] The present disclosure relates to a High Electron 
Mobility Transistor ( HEMT ) including field plate regions 
and the manufacturing process thereof .
Description of the Related Art 
[ 0002 ] As known , the HEMT transistors , also known as 
heterostructure field effect transistors ( HFET ) , are finding 
wide diffusion , because of the possibility of operating at 
high voltages , as well as at high breakdown voltages . 
[ 0003 ] In each HEMT transistor , a semiconductive hetero 
structure allows a so - called 2 - dimensional electron gas ( 2 
deg ) , forming a channel region of the HEMT transistor , to be 
generated in an electronically controllable manner . Further 
more , each HEMT transistor comprises a gate region ; the 
HEMT transistor channel is modulated by the voltage on the 
gate region . 
[ 0004 ] For example , FIG . 1 shows a HEMT transistor 1 , 
comprising a semiconductor body 2 , here formed by a first 
and a second layers 4 , 6 , hereinafter also referred to as lower 
layer 4 and upper layer 6 . 
[ 0005 ] The lower layer 4 is formed by a first semiconduc 
tor material , such as for example a first semiconductive alloy 
of elements of the groups III and V of the periodic table ; for 
example , the lower layer 4 may be formed by gallium nitride 
( GaN ) . 
[ 0006 ] The upper layer 6 overlies , and is in direct contact 
with , the lower layer 4 , and is formed by a second semi 
conductor material , such as for example a second semicon 
ductive alloy , different from the first semiconductive alloy , 
of elements of the groups III - V of the periodic table . For 
example , the upper layer 6 may be formed by aluminum 
gallium nitride ( AIGAN ) . The lower layer 4 and the upper 
layer 6 are for example of N - type . Although not shown , the 
semiconductor body 2 further comprises a substrate , typi 
cally formed by silicon , on which the lower layer 4 is 
formed . 
[ 0007 ] The HEMT transistor 1 further comprises a source 
metallization 20 and a drain metallization 22 arranged , at a 
mutual distance , above the upper layer 6. The source met 
allization 20 and the drain metallization 22 may be in direct 
ohmic contact with respective source and drain regions , as 
taught , e.g. , in US 2020/0168718 ( corresponding to EP 3 
660 923A1 ) . In particular , the source 20 and drain metalli 
zations 22 have a respective lower portion 20A , 22A , 
directly overlying and contiguous to the upper layer 6 , and 
a respective upper portion 20B , 22B , contiguous and in 
prosecution with the respective lower portion 20A , 22A . The 
source 20 and drain metallizations 22 are for example of 
titanium and aluminum or multi - layer stacks . 
[ 0008 ] A first insulating layer 8 , for example of silicon 
nitride , extends above the upper layer 6 and part of the lower 
portions 20A , 22A of the source 20 and drain metallizations 
22. Furthermore , the first insulating layer 8 has an opening 
11 arranged at an intermediate position between the lower 
portions 20A , 20B of the source 20 and drain metallizations 
22 . 
[ 0009 ] A gate region 10 , of conductive material , extends 
partly within the opening 11 ( with a lower gate portion 10A ) 
and partly above the first insulating layer 8 ( with an upper 
gate portion 10B ) . The gate region 10 is formed , for 
example , by a stack of materials , such as nickel ( Ni ) , gold 
( Au ) , platinum ( Pt ) and palladium ( Pd ) , with the nickel layer 
directly in contact with upper layer 6 and forming therewith 
a metal - semiconductor junction of the Schottky type , that is 
rectifying 
[ 0010 ] A second insulating layer 12 , for example of silicon 
nitride , extends above the first insulating layer 8 and sur 
rounds the upper gate portion 10A . In practice , the second 
insulating layer 12 and the first insulating layer 8 form an 
insulating structure 13 sealing the gate region 10 . 
[ 0011 ] A field plate region 14 extends above the second 
insulating layer 12 , partly vertically overlying the gate 
region 10 and partly laterally offset , towards the drain 
metallization region 22. The field plate region 14 , for 
example of aluminum , has the aim of modifying the existing 
electric field during operation of the HEMT transistor 1. The 
field plate region 14 is electrically coupled to the source 
metallization 20 , in a not shown manner . 
[ 0012 ] A passivation layer 16 , for example of silicon 
oxide , surrounds the upper portions 20B , 22B of the source 
20 and drain metallizations 22 and the field plate region 14 
and covers the whole structure . 
[ 0013 ] Another embodiment of a HEMT transistor is 
described in US 2020/0194579 ( corresponding to Italian 
patent application 102018000011065 filed on 13 Dec. 2018 
in the name of the Applicant ) and allows the drain leakage 
current to be reduced . This solution is shown in FIG . 2 , 
slightly modified with respect to what shown in the afore 
mentioned patent application , to highlight the differences 
with respect to the HEMT transistor 1 . 
[ 0014 ] FIG . 2 shows a HEMT transistor 30 having a 
general structure similar to the one of the HEMT transistor 
1 of FIG . 1 ; therefore like parts are identified with the same 
reference numbers and will no longer be described . 
[ 0015 ] In the HEMT transistor 30 of FIG . 2 , the insulation 
structure 13 comprises , in addition to the first and second 
insulating layers 8 , 12 , a dielectric layer 32 extending 
between them and , partly , within the gate region 10. The 
dielectric layer 32 may also be of silicon nitride . In this way , 
the gate region 10 , besides having a lower gate portion 10A 
and an upper gate portion 10B , has a first and a second 
intermediate gate portion 10C and 10D , arranged between 
the lower gate portion 10A and the upper gate portion 10B . 
[ 0016 ] In detail , the first intermediate gate portion 10C is 
contiguous to the lower gate portion 10A , extends above the 
first insulating layer 8 and has an area ( in a cross - section 
perpendicular to the drawing plane ) approximately equal to 
that of the upper gate portion 10B . The second intermediate 
gate portion 10D is arranged between the first intermediate 
gate portion 10C and the upper gate portion 10B , in physical 
continuity with them , and has an area ( in a cross - section 
perpendicular to the drawing plane ) smaller than the area of 
the first intermediate gate portion 10C and the upper gate 
portion 10B . The second intermediate gate portion 10D has 
a thickness approximately equal to that of the dielectric layer 
32 . 
[ 0017 ] In practice , the dielectric layer 32 extends partly 
laterally to the first intermediate gate portion 10C and partly 
( with a substantially annular portion thereof ) between the 
first and the second intermediate gate portions 10C , 10D and 
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first conductive field plate extends between and in contact 
with the first and the second insulating layers , and the first 
conductive field plate is spaced laterally apart from the 
conductive gate region along a first direction . A second 
conductive field plate is disposed on the second insulating 
layer , and the second conductive field plate overlies the first 
conductive field plate along a second direction transverse to 
the first direction . The second insulating layer extends 
directly between the first conductive field plate and the 
second conductive field plate along the second direction . 
has an opening ( called second opening 33 ) accommodating 
the second intermediate portion 10D . 
[ 0018 ] This allows the gate region 10 to be made by three 
different alloys ( not shown ) ; specifically , the lower gate 
portion 10A and the first intermediate portion 10C may be of 
a first metal ( for example , nickel Ni ) forming a Schottky 
contact with the body 2 ; the upper gate portion 10B may be 
of a second metal ( for example , aluminum Al ) having low 
resistance ; and the second intermediate portion 10D may be 
of a third material ( for example , tungsten nitride WN or 
tantalum nitride TaN or TiN ) , which serves as a barrier layer 
and prevents the aluminum of the upper gate portion 10B 
from diffusing , through the first intermediate portion 10C 
and the lower gate portion 10A , down to the upper layer 6 
of the body 2 , which would lead to damaging the Schottky 
junction . 
[ 0019 ] The structures shown in FIGS . 1 and 2 have a very 
good behavior in frequency , from frequencies lower than 6 
GHz up to frequencies in the range 30-50 GHz ( millimeter 
waves ) , and very good switching capacities , but are suscep 
tible of improvement as regards the gain and electric field 
uniformity when high voltages are applied to the gate region . 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWINGS 
BRIEF SUMMARY 
[ 0024 ] For a better understanding of the present disclo 
sure , some embodiments thereof are now described , purely 
by way of non - limiting example , with reference to the 
attached drawings , wherein : 
[ 0025 ] FIG . 1 schematically shows a cross - section of a 
known HEMT transistor ; 
[ 0026 ] FIG . 2 schematically shows a cross - section of 
another HEMT transistor ; 
[ 0027 ] FIG . 3 schematically shows a cross - section of an 
embodiment of the present HEMT transistor ; 
[ 0028 ] FIG . 4 schematically shows a cross - section of a 
different embodiment of the present HEMT transistor ; 
[ 0029 ] FIG . 5 schematically shows a cross - section of 
another embodiment of the present HEMT transistor ; 
[ 0030 ] FIGS . 6A - 6D show cross - sections similar to that of 
FIG . 3 , in subsequent manufacturing steps ; 
[ 0031 ] FIGS . 7A - 7D show cross - sections similar to FIG . 
4 , in subsequent manufacturing steps ; 
[ 0032 ] FIG . 8 shows the result of simulations carried out 
by the Applicant on the structures of FIGS . 1 , 2 , 3 and 4 ; 
[ 0033 ] FIG . 9 is cross - section of another embodiment of 
the present HEMT transistor ; 
[ 0034 ] FIGS . 10 and 11 are top plan views of different 
embodiments of the present HEMT transistor ; 
[ 0035 ] FIG . 12A - 12C are top plan views of part of the 
HEMT transistor of FIG . 5 , in subsequent manufacturing 
steps , according to an embodiment ; and 
[ 0036 ] FIGS . 13-17 are cross - sections of other embodi 
ments of the present HEMT transistor . 
[ 0020 ] In various embodiments , the present disclosure 
provides an improved HEMT transistor and a manufacturing 
process thereof . 
[ 0021 ] In at least one embodiment of the present disclo 
sure , a HEMT transistor is provided that includes a semi 
conductor body having a semiconductive heterostructure . A 
gate region , of conductive material , is arranged on and in 
contact with the semiconductor body . A first insulating layer 
extends over the semiconductor body , laterally to the con 
ductive gate region . A second insulating layer extends over 
the first insulating layer and the gate region . A first field plate 
region , of conductive material , extends between the first and 
the second insulating layers , laterally spaced from the con 
ductive gate region along a first direction . A second field 
plate region , of conductive material , extends over the second 
insulating layer , and the second field plate region overlies 
the first field plate region . 
[ 0022 ] In at least one embodiment , a process is provided 
that includes : forming a semiconductive heterostructure in a 
semiconductor body ; forming , on the semiconductor body , a 
first insulating layer having a first opening ; forming a gate 
region , of conductive material , on and in contact with the 
semiconductor body , the gate region extending into the 
opening ; forming a first field plate region , of conductive 
material , on the first insulating layer , the first field plate 
region spaced laterally apart from the conductive gate 
region ; forming a second insulating layer over the gate 
region , the first field plate region and the first dielectric 
layer ; and forming a second field plate region , of conductive 
material , over the second insulating layer , the second field 
plate region overlying and vertically aligned with the first 
field plate region . 
[ 0023 ] In at least one embodiment , a device is provided 
that includes a semiconductor body having a semiconductive 
heterostructure . A conductive gate region is disposed on the 
semiconductor body . A first insulating layer is disposed on 
the semiconductor body , and at least a portion of the 
conductive gate region extends through an opening in the 
first insulating layer . A second insulating layer is disposed on 
the first insulating layer and the conductive gate region . A 
DETAILED DESCRIPTION 
[ 0037 ] FIG . 3 shows a HEMT transistor 50 according to an 
embodiment . 
( 0038 ] The HEMT transistor 50 has a general structure 
similar to the HEMT transistor 30 of FIG . 2 , thus briefly 
described herein below ; the regions thereof have been 
identified by numbers incremented by 50 . 
[ 0039 ] The HEMT transistor 50 comprises a semiconduc 
tor body 52 , here formed by a lower layer 54 , for example , 
of gallium nitride ( GaN ) , and an upper layer 56 , for 
example , of aluminum gallium nitride ( AIGAN ) . The upper 
layer 56 forms a surface 52 of the semiconductor body 52 . 
In a not shown manner , the semiconductor body 52 may 
further comprise a silicon substrate and / or the upper layer 56 
may be a multilayer , including layers of AlGaN with dif 
ferent percentage of aluminum ( for example one AlGaN 
layer with 20 % of aluminum and another AlGaN layer with 
40 % ) . 
[ 0040 ] A source metallization 70 and a drain metallization 
72 extend , at a mutual distance , above the body 52. Also 
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here , the source 70 and drain metallizations 72 comprise 
lower portions 70A , 72A and upper portions 70B , 72B , and 
are , for example , of aluminum . The source 70 and drain 
metallizations 72 form source and drain electrodes and are 
electrically coupled to respective source and drain terminals 
S , D. 
[ 0041 ] A first insulating layer 58 , for example of silicon 
nitride , extends above the upper layer 56 and part of the 
lower portions 70A , 72A of the source 70 and drain metal 
lizations 72 . 
[ 0042 ] A gate region 60 , of conductive material , extends 
above the semiconductor body 52 and comprises a lower 
gate portion 60A ( extending into an opening , called first 
opening 61 , of the first insulating layer 58 , and in direct 
contact with the upper layer 56 of the semiconductor body 
52 ) , an upper gate portion 60B , a first intermediate gate 
portion 60C and a second intermediate gate portion 60D , 
arranged between the lower gate portion 60A and the upper 
gate portion 60B . Here again , the gate region 60 may be 
formed by a stack of materials , for example nickel ( Ni ) ,
aluminum Al and tungsten nitride ( WN ) or tantalum nitride 
( TaN ) . 
[ 0043 ] The gate region 60 is electrically coupled to a gate 
terminal G. 
[ 0044 ] A dielectric layer 82 , for example of silicon nitride , 
extends above the first insulating layer 58 and , partly , within 
the gate region 60. Therefore the dielectric layer 82 has an 
opening ( also called second opening 83 ) wherein the second 
intermediate portion 60D of the gate region 60 extends . 
[ 0045 ] A second insulating layer 62 , for example of silicon 
nitride , extends above the dielectric layer 82 and surrounds 
the upper gate portion 60A on the top and laterally . In 
practice , the second insulating layer 62 forms , with the first 
insulating layer 58 and the dielectric layer 82 , an insulation 
structure 63 sealing the gate region 60 . 
[ 0046 ] A passivation layer 66 , for example of silicon 
oxide , surrounds the upper portions 70B , 72B of the source 
and drain metallizations 70 , 72 and covers the whole struc 
ture . 
[ 0047 ] The transistor 50 of FIG . 3 has a first and a second 
field plate region 84 , 85 , of conductive material such as a 
metal , for example of aluminum . 
[ 0048 ] The first field plate region 84 extends above the 
dielectric layer 82 , between the gate region 60 and the drain 
metallization 72 , and is covered by the second insulating 
layer 62. In the embodiment shown , the first field plate 
region 84 is arranged closer to the gate region 60 than to the 
drain metallization 72. For example , in the direction in 
which the source metallization 70 , the gate region 60 , the 
first field plate region 84 and the drain metallization 72 are 
adjacent ( direction parallel to a first Cartesian axis X in FIG . 
3 ) , the first field plate region 84 may have a width L1 
depending on the breakdown voltage , for example com 
prised between 0.1 and 3 um , for example of 1 um , and may 
be arranged at a distance d of 0.1 to 3 um , for example of 1 
um from the gate region 60 ( the distance d being calculated , 
approximately , from the edge of the upper gate portion 60B 
facing the first field plate region 84 ) . 
[ 0049 ] The first field plate region 84 may be of a same 
conductive material , in particular of the same metal layer ,
and manufactured in the same manufacturing step as the 
upper gate portion 60B , as discussed in detail below with 
reference to FIGS . 6A - 6D . 
[ 0050 ] The second field plate region 85 extends above the 
second insulating layer 62 , vertically overlying ( with respect 
to a second Cartesian axis Z ) the first field plate region 84 , 
and is covered by the passivation layer 66. The second field 
plate region 85 has a width L2 at least equal to , but generally 
greater than , the width L1 of the first field plate region 84 . 
For example , the width L2 of the second field plate region 
85 may be comprised between 0.1 and 5 um . 
[ 0051 ] The field plate regions 84 , 85 are electrically 
coupled to the source metallization 70 , as shown by lines 75 . 
In particular , the second field plate region 85 may be formed 
together with and using the same metal layer as the upper 
portions 70B and 72B of the source and drain regions 70 , 72 . 
[ 0052 ] The field plate regions 84 , 85 have the effect of 
modifying the existing electric field and in particular making 
it more uniform during the operation of the HEMT transistor 
50. Furthermore , the presence of the first field plate region 
84 allows the gain of the HEMT transistor 50 to be consid 
erably increased . In fact , in case of an increase in the drain 
voltage , the first field plate region 84 , acting as a shield 
between the gate region 60 and the drain metallization 72 , 
has the effect of decreasing the gate - drain capacity to which 
the gain is inversely related , as discussed below with refer 
ence to FIG . 8 . 
[ 0053 ] FIG . 4 shows a different embodiment of a HEMT 
transistor , here indicated with 100 . 
[ 0054 ] The HEMT transistor 100 has a general structure 
similar to the HEMT transistor 50 of FIG . 3. The common 
parts have thus been provided with the same reference 
numbers and will not be further described . 
[ 0055 ] In the HEMT transistor 100 , the first field plate 
region , here indicated with 84 ' , comprises a lower plate 
portion 84A ' and an upper plate portion 84B ' . 
[ 0056 ] The upper plate portion 84B ' of the first field plate 
region 84 ' roughly corresponds to the first field plate region 
84 of FIG . 3 , and thus extends above the second insulating 
layer 62 , laterally to the gate region 60 , between the same 
and the drain metallization 72. The lower plate portion 84A ' 
of the first field plate region 84 ' extends continuously from 
the upper plate portion 84B ' towards the surface 52A of the 
semiconductor body 52 through an opening ( called third 
opening 86 ) of the dielectric layer , here indicated with 82 ' , 
and , partially , through the first insulating layer , here indi 
cated with 58 ' , in a cavity 87 thereof . The lower plate portion 
84A ' , however , does not completely extend through the first 
insulating layer 58 ' and a thinner portion thereof , below 
referred to as thinned portion 58A ' , extends between the 
surface 52 of the semiconductor body 52 and the first field 
plate region 84 ' , electrically separating the latter from the 
semiconductor body 52 . 
[ 0057 ] This embodiment is characterized by a marked 
increase in gain and a particularly uniform electric field , as 
discussed below with reference to FIG . 8 . 
[ 0058 ] FIG . 5 shows another embodiment of a HEMT 
transistor , here indicated with 150 . 
[ 0059 ] The HEMT transistor 150 has a general structure 
similar to the HEMT transistor 50 of FIG . 3 , except for the 
shape of the gate region ( similar to the HEMT transistor 1 
of FIG . 1 ) . The parts in common with the HEMT transistor 
50 of FIG . 3 have thus been provided with the same 
reference numbers and will not be further described . 
[ 0060 ] In detail , the HEMT transistor 150 comprises a gate 
region 60 " having a lower gate portion 60A " and an upper 
gate portion 60B " . Furthermore , the HEMT transistor 150 
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comprises a first insulating layer , indicated with 58 " and 
having an opening 61 " accommodating the lower gate 
portion 60A " , and a first field plate region 84 " . The first field 
plate region 84 " extends above the insulating layer 58 " and 
is coated , laterally and on the top , by the second insulating 
layer 62 . 
[ 0061 ] In this embodiment , the lower gate portion 60A " 
and the upper gate portion 60B " may be formed by a single 
deposited ( for example “ sputtered ” ) metal layer or a single 
evaporated layer or by a stack of layers deposited separately . 
In the latter case , the first field plate region 84 " may be 
formed with one of the layers of the gate region 60 " . 
[ 0062 ] Here again , the second field plate region 85 extends 
vertically ( in direction of the second Cartesian axis Z ) above 
the first field plate region 84 " . 
[ 0063 ] This embodiment allows a simplification of the 
manufacturing process , due to the simple shape of the gate 
region 60 " . 
[ 0064 ] The manufacturing process of the HEMT transis 
tors 50 and 100 of FIGS . 3 and 4 will now be described , with 
reference to FIGS . 6A - 6D and , respectively , 7A - 7D . FIG . 
6A shows a cross - section similar to FIG . 3 in an intermediate 
manufacturing step of the HEMT transistor 50 . 
[ 0065 ] In particular , FIG . 6A shows an intermediate struc 
ture , wherein , above the semiconductor body 52 , the lower 
portion 70A of the source metallization 70 , the lower portion 
72A of the drain metallization 72 , and the first insulating 
layer 58 have already been formed in a per se known 
manner ; furthermore , the first insulating layer 58 has been 
etched to form the first opening 61 ; the lower gate portion 
60A in the first opening 61 and the first intermediate gate 
portion 60C above the lower gate portion 60A have been 
formed ( for example , the lower gate portion 60A and the first 
intermediate gate portion 60C may be formed simultane 
ously , by physical vapor deposition ( PVD ) of a nickel layer 
within a cavity formed in a temporary structure and having 
a small - sized opening , related to the area of the first inter 
mediate gate portion 60C ) and , after removing the tempo 
rary structure , the dielectric layer 82 has been deposited , for 
example by PECVD deposition . 
[ 0066 ] Next , FIG . 6B , a portion of the dielectric layer 82 
is removed , for example by dry etching , above the first 
intermediate gate portion 60C , forming the second opening 
83 . 
[ 0067 ] Then , FIG . 6C , two sputtering processes are carried 
out in succession ; in particular a first sputtering process , of 
tungsten nitride ( WN ) or tantalum nitride ( TaN ) , forms a 
first metal layer , which is thinner , fills the second opening 83 
and is intended to subsequently form the second intermedi 
ate gate portion 60D , and a second sputtering process , for 
example of aluminum , forms a second metal layer which is 
thicker . The layer formed of the first and second metal layers 
is indicated with 200 in FIG . 6C . Alternatively , a sequence 
of sputtered metal layers , including tungsten nitride / alu 
minium / titanium nitride WN / Al / TiN may be used . 
[ 0068 ] Next , FIG . 6D , for example using a resist mask not 
shown , portions of the metal layer 200 ( also called gate 
metal layer ) are selectively removed , forming the second 
intermediate gate portion 60D and the upper portion 60B of 
the gate region 60 , as well as the first field plate region 84 . 
[ 0069 ] Known steps follow , including deposition of the 
second insulating layer 62 , deposition of a third metal layer , 
for example aluminum based ( such as an A1 , A1SiCu or AlCu 
bi - layer and a Ti , TiN metal layer ) by sputtering and 
subsequent selective removal to form the upper portions 70B 
and 72B of the source and drain metallizations 70 , 72 and the 
second field plate region 85. Finally the deposition of the 
passivation layer 66 follows . 
[ 0070 ] In this way , the first field plate region 84 may be 
formed without adding process steps with respect to the 
manufacturing process of the HEMT transistor 30 of FIG . 2 , 
only through an etching mask modification of the gate metal 
layer 200 , and thus without additional costs . 
[ 0071 ] FIG . 7A shows a cross - section similar to FIG . 4 in 
an intermediate manufacturing step of the HEMT transistor 
100 . 
[ 0072 ] In particular , FIG . 7A shows an intermediate struc 
ture wherein , above the semiconductor body 52 , the lower 
portion 70A of the source metallization 70 , the lower portion 
72A of the drain metallization 72 and the first insulating 
layer 58 ' have already been formed , in a per se known 
manner ; furthermore , the first insulating layer 58 ' has 
already been etched to form the first opening 61 , the lower 
gate portion 60A in the first opening 61 and the first 
intermediate gate portion 60C above the lower gate portion 
60A have already been formed ( for example , the lower gate 
portion 60A and the first intermediate gate portion 60C may 
be formed as described above for the HEMT transistor 50 ) 
and the dielectric layer 82 ' has been deposited , for example 
by PECVD deposition . The intermediate structure of FIG . 
7A is thus identical to that of FIG . 6A . 
[ 0073 ] Next , FIG . 7B , a portion of the dielectric layer 82 ' 
is removed above the first intermediate gate portion 60C , 
forming the second opening 83. Furthermore , a portion of 
the dielectric layer 82 ' and the underlying portion of the first 
insulating layer 58 ' are selectively removed , laterally to the 
second opening 83 , where it is desired to form the first field 
plate region 84 ' , forming the third opening 86 . 
[ 0074 ] Then , FIG . 7C , a gate metal layer 200 ' is deposited , 
for example in the manner described above with reference to 
FIG . 6C , carrying out in succession a first sputtering process , 
of tungsten nitride ( WN ) or tantalum nitride ( TaN ) , to form 
a first metal layer ( which is thinner and intended to subse 
quently form the second intermediate gate portion 60D and 
the lower portion 84A of the first field plate region 84 ) and 
a second sputtering process , for example of aluminum , to 
form a second metal layer , which is thicker . 
[ 0075 ] Next , FIG . 7D , for example using a resist mask not 
shown , portions of the gate metal layer 200 ' are selectively 
removed , completing the gate region 60 ' and the first field 
plate region 84 ' . 
[ 0076 ] Known steps follow , including deposition of the 
second insulating layer 62 , deposition of a third metal layer , 
for example aluminium - based ( as indicated above ) by sput 
tering and subsequent selective removal to form the upper 
portions 70B and 72B of the source and drain metallizations 
70 , 72 and the second field plate region 85. Finally , the 
deposition of the passivation layer 66 follows . 
[ 0077 ] Also in this case , the first field plate region 84 may 
be formed without adding process steps with respect to the 
manufacturing process of the HEMT transistor 30 of FIG . 2 , 
through an etching mask modification of the gate metal layer 
200 ' , and thus without additional costs . 
[ 0078 ] Similarly , the manufacturing process of the HEMT 
transistor 150 does not require additional steps with respect 
to those foreseen for forming the HEMT transistor 1 of FIG . 
1 , and in some embodiments , only some modifications of the 
mask may be used to define the gate region 60 " in order to 
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form the first field plate region 84 " . The HEMT device 
shown in FIGS . 3-5 has many advantages . As indicated , due 
to the presence of an additional shielding region ( first field 
plate region 84 , 84 ' , 84 " ) , the HEMT device described has a 
high gain , as shown in FIG . 8 . 
[ 0079 ] In particular , FIG . 8 shows the result of simulations 
carried out by the Applicant relative to the plot of the gain 
G obtainable with the HEMT transistor as a function of the 
frequency fin the range 2-10 GHz , for the HEMT transistor 
1 of FIG . 1 ( curve A ) , the HEMT transistor 30 of FIG . 2 
( curve B ) , the HEMT transistor 50 of FIG . 3 ( curve C ) and 
the HEMT transistor 100 of FIG . 4 ( curve D ) , respectively . 
As visible , the HEMT transistors 50 and 100 have a con 
siderably greater gain with respect to the similar structures 
lacking the first field plate region 84 , 84 ' . 
[ 0080 ] In a not shown manner , the HEMT device shown in 
FIGS . 3-5 allows a not negligible improvement to be 
obtained also as regards electric field uniformity and thus its 
robustness at high voltages . 
[ 0081 ] Finally , it is clear that modifications and variations 
may be made to the HEMT transistor and the manufacturing 
process thereof described and illustrated herein without 
thereby departing from the scope of the present disclosure . 
For example , the different embodiments described may be 
combined so as to provide further solutions . 
[ 0082 ] For example , the second field plate 85 and the first 
field plate 84 , 84 ' , 84 " may be connected in various ways to 
the source metallization 70 ; the first field plate 84 " and the 
gate region 60 " in FIG . 5 may be positioned in different 
ways with respect to the insulating layer 58 " ; and the gate 
region 60 " in FIG . 5 may be defined in different ways , as 
discussed in detail hereinafter . 
72 , at least one first field plate 84 , and at least one second 
field plate 85 , extending as fingers along a direction ( vertical 
direction of FIG . 10 ) . 
[ 0089 ] FIG . 10 shows a portion of an intermediate struc 
ture of the HEMT transistor 150 after depositing and defin 
ing the second insulating layer 62 ( not visible in FIG . 10 ) 
and depositing and defining a third metal layer , indicated by 
98 , to form the upper portions 70B and 72B of the source 
and drain metallizations 70 , 72 and the second field plate 
region 85. In particular , FIG . 10 shows the active area 90 
( which accommodates high mobility conduction electrons of 
the 2 - deg ) , surrounded by the inactive area 91 , not partici 
pating to the conduction action . The inactive area 91 is 
generally doped , to avoid passage of current when the 
HEMT transistor 150 is switched off . 
[ 0090 ] In FIG . 10 , line 93 indicates the boundary of the 
active area 90 . 
[ 0091 ] Here , the third metal layer 98 is also defined to 
form a second field plate connecting region 97 extending 
over the inactive area 91 between the upper portion 70B of 
the source metallization 70 and the second field plate region 
85 , thereby connecting them electrically . 
[ 0092 ] According to a different embodiment , FIG . 11 , the 
second field plate 85 is connected to the source metallization 
70 through a plurality of clips or bridge portions 105 
extending at a distance to each other over the active area 90 
and formed by the second metal layer 200 " . In this case , in 
a cross - section , the clips 105 are not visible ( as in FIG . 5 ) or 
have a shape similar to the biasing metal portion 88 of FIG . 
9 , depending on whether the cross section through the 
HEMT transistor 150 is drawn in an area between two 
adjacent clips 105 or crosses one of the clips 105 . 
[ 0093 ] According to still another embodiment , the second 
field plate 85 is connected to the source metallization 70 by 
both the second field plate connecting region of FIG . 10 and 
the clips 105 of FIG . 11 . 
[ 0094 ] Connection of the First Field Plate 84 , 84 ' , 84 " : 
[ 0095 ] The first field plate 84 , 84 ' , ' _may be connected 
to the source metallization 70 through connecting regions 
extending over the inactive area 91 or through the second 
field plate 85 , as explained below . 
[ 0096 ] For example , the first field plate 84 , 84 ' , 84 " may be 
connected to the source metallization 70 as shown in FIGS . 
12A - 12C , which show the structure of an elementary cell of 
the HEMT transistor 150 of FIG . 5 in three intermediate 
manufacturing steps ( connection over the inactive area 91 ) . 
[ 0097 ] Also here , the HEMT transistor 150 may comprise 
a plurality of elementary cells , each having at least one 
source metallization 70 , at least one drain metallization 72 , 
at least one first field plate 84 , and at least one second field 
plate 85 , extending as fingers along a direction ( vertical 
direction of FIGS . 12A - 12C ) . 
[ 0098 ] FIG . 12A shows a portion of the intermediate 
structure of the HEMT transistor 150 after forming the lower 
portions 70A , 72A of the source and drain metallizations 70 , 
72 , and after forming and defining the insulating layer 58 " 
( FIG . 5 ) . 
[ 0099 ] In FIG . 12A , the lower portions 70A , 72A of the 
source 70 and drain metallizations 72 extend mainly on the 
active area 90 and have ends portions 70A1 , 72A1 extending 
on the inactive area 91. Line 93 indicates the boundary of the 
active area 90 ; line 94 indicates the boundary of insulating 
layer 58 " ( not visible ) and line 95 indicates the first opening 
( 61 " in FIG . 5 ) . 
84 " _ 
[ 0083 ] Connection of the Second Field Plate 85 : 
[ 0084 ] The second field plate 85 may be connected to the 
source metallization 70 through connecting regions extend 
ing either over an active area ( where the 2 - dimensional 
electron gas —2 deg , forms a channel region of the HEMT 
transistor and conducts current ) or an inactive area surround 
ing the active area , as explained below . 
[ 0085 ] For example , FIG . 9 shows an embodiment where 
the HEMT transistor 150 of FIG . 5 has the second field plate 
85 connected to the source metallization 70 through a 
connecting portion formed in the third metal layer which 
also forms the upper portion 70B of the source metallization 
70 , the upper portion 72B of the drain metallization 72 and 
the second field plate region 85 , and thus defined in the same 
etching step . 
[ 0086 ] In particular , in FIG . 9 , a biasing metal portion 88 
of the third metal layer extends on the second insulating 
layer 62 between the upper portion 70B of the source 
metallization 70 and the second field plate region 85 and 
forms a single region with them . 
[ 0087 ] According to a different embodiment , the second 
field plate 85 is connected to the source metallization 70 
through a connecting region extending over the inactive area 
of the HEMT transistor 150 , as described hereinbelow with 
reference to FIG . 10 , which shows the structure of an 
elementary cell of the HEMT transistor 150 of FIG . 5 in a 
plan view . 
[ 0088 ] It is intended that the HEMT transistor 150 may 
comprise a plurality of elementary cells , each having at least 
one source metallization 70 , at least one drain metallization 
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[ 0100 ] FIG . 12B shows the same portion of the interme 
diate structure of the HEMT transistor 150 after depositing 
and defining a metal layer ( similar to gate metal layer 200 
of FIG . 7C ) , so as to form the gate region 60 " , the first field 
plate 84 " and a first connecting region 96. The first con 
necting region 96 is integral with and in prosecution of the 
first field plate 84 " , extends from and end of the first field 
plate 84 " onto the inactive area 91 and ends with an enlarged 
portion 96A . 
[ 0101 ] FIG . 12C shows the same portion of FIGS . 12A 
and 12B after depositing and defining the second insulating 
layer 62 ( not visible in FIG . 12C ) and depositing and 
defining the third metal layer , indicated again by 98 , to form 
the upper portions 70B and 72B of the source and drain 
metallizations 70 , 72 and the second field plate region 85 . 
[ 0102 ] In FIG . 12C , the second insulating layer 62 ( FIG . 
5 ) has been defined to form a through opening 99 over the 
enlarged portion 96A of the first connecting region 96 . 
[ 0103 ] Here , the third metal layer 98 also extends over the 
inactive region 91 and in particular over the enlarged portion 
96A and fills the through opening 99 to form a connection 
via ( indicated by the same number 99 since it has the same 
shape as the through opening ) . The connection via 99 
electrically connects the upper portion 70B of the source 
metallization 70 to the enlarged portion 96A of the first 
connecting region 96 ( at a lower level ) and thus to the first 
field plate 84 " . 
[ 0104 ] Here , in addition , the third metal layer 98 is also 
defined to form the second field plate connecting region 97 
extending over the inactive area 91 between the upper 
portion 70B of the source metallization 70 and the second 
field plate region 85 . 
[ 0105 ] Therefore , the first connecting region 96 , the con 
nection via 99 and the second connecting region 97 form line 
75 of FIG . 3 , directly connecting the source metallization 70 , 
the first field plate 84 " and the second field plate region 85 . 
[ 0106 ] According to a different embodiment , the first field 
plate 84 , 84 , 84 " may be connected to the source metalli 
zation 70 through the second field plate 85 , as shown in FIG . 
13 . 
[ 0107 ] In detail , in FIG . 13 , the second insulating layer 62 
has a through opening , called field plate connection opening 
89 , extending over the first field plate 84 " . Thereby , during 
deposition of the third metal layer 98 , the metal enters and 
fills the field plate connection opening 89 , forming a field 
plate via also indicated by 89 ( since it has the same shape 
and is defined by the field plate connection opening 89 ) . The 
field plate connection via 89 electrically connects the first 
field plate 84 " to the second field plate region 85 and thus , 
through one of the solutions discussed above in section 
Connection of the second field plate 85 , to the source 
metallization 70 . 
[ 0108 ] According to another embodiment , the first field 
plate 84 , 84 , 84 " may be connected to the source metalli 
zation 70 both over the inactive area 91 ( through the first 
connecting region 96 , the enlarged portion 96A , and the 
connection via 99 , FIGS . 12A - 12C ) and over the active area 
90 ( through the field plate connection via 89 , FIG . 13 ) , 
combining the solutions of FIGS . 12A - 12C and FIG . 13 . 
[ 0109 ] Arrangement of the First Field Plate 84 " : 
[ 0110 ] The first field plate 84 " may be arranged in different 
ways with respect to the insulating layer 58 " . 
[ 0111 ] In particular , as an alternative to the arrangement 
shown in FIG . 5 , where the first field plate 84 " is formed 
completely over the insulating layer 58 " , the first field plate 
84 " may be formed with its lower portion inside the insu 
lating layer 58 " , as shown in FIG . 14 . 
[ 0112 ] In this case , process steps similar to those described 
with reference to FIGS . 7B - 7D are performed . In particular , 
after depositing the insulating layer 58 " , the first opening 61 
and , in a separate etching step , a cavity 87 ' ( corresponding 
to the third opening 86 and the cavity 87 of FIG . 4 ) are 
formed . Then , the gate metal layer ( analogous to gate metal 
layer 200 " of FIG . 7C ) is deposited and defined to form the 
gate region 60 " and the first field plate region 84 " . There 
after , the second insulating layer 62 and the third metal layer 
are deposited and defined and covered by the passivation 
layer 66 . 
[ 0113 ] According to a different embodiment , the first field 
plate 84 " may be formed to contact the semiconductor body 
52. In this case , the insulating layer 58 " may be removed 
only partially , as shown in FIG . 15 . 
[ 0114 ] In detail , in FIG . 15 , the third opening in the 
insulating layer 58 " ( here , indicated by 86 ' ) is a through 
opening , so that the bottom portion of the first field region 
4 " directly contacts the semiconductor body 52 . 
[ 0115 ] Arrangement of the Gate Region 60 " : 
[ 0116 ] The gate region 60 " may extend directly on and 
physical in contact with the semiconductor body 52 , as 
shown in FIGS . 9 , 12 , 13-15 or may enter a recess in the 
semiconductor body 52 , as shown in FIG . 16 . 
[ 0117 ] In FIG . 16 , klower gate portion 60A " of the gate 60 " 
extends through part of the upper layer 56 of the semicon 
ductor body 52 in a recess 79 . 
[ 0118 ] This solution may be used when the first field plate 
84 " is in direct contact with the semiconductor body 52 . 
[ 0119 ] Definition of Gate Region 60 " and First Field Plate 
84 " : 
[ 0120 ] The gate region 60 " and the first field plate 84 " may 
be defined through known masking and etching steps , in 
which case the insulating layer 58 " is slightly recessed as a 
consequence of the etching process , as shown in FIGS . 9 , 
13-17 or using a lift - off process . In this case , as shown in 
FIG . 17 , the insulating layer 58 " has a planar upper surface , 
not recessed . 
[ 0121 ] The various embodiments described above can be 
combined to provide further embodiments . These and other 
changes can be made to the embodiments in light of the 
above - detailed description . In general , in the following 
claims , the terms used should not be construed to limit the 
claims to the specific embodiments disclosed in the speci 
fication and the claims , but should be construed to include 
all possible embodiments along with the full scope of 
equivalents to which such claims are entitled . Accordingly , 
the claims are not limited by the disclosure . 
1. A HEMT transistor comprising : 
a semiconductor body having a semiconductive hetero 
structure ; 
a gate region , of conductive material , arranged on and in 
contact with the semiconductor body ; 
a first insulating layer extending over the semiconductor 
body , laterally to the conductive gate region ; 
a second insulating layer extending over the first insulat 
ing layer and the gate region ; 
a first field plate region , of conductive material , extending 
between the first and the second insulating layers , 
laterally spaced from the conductive gate region along 
a first direction ; and 
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between the field plate contact region and an upper 
portion of the source contact region . 
12. The HEMT transistor according to claim 1 , further 
comprising a drain contact region and a source contact 
region , of electrically conductive material , extending over 
and in electrical contact with the semiconductor body , 
through the first and the second insulating layers on opposite 
sides of the gate region , 
the semiconductor body comprising an active area and an 
inactive area , the gate region , the first field plate region 
and the second field plate region extending over the 
active area , 
wherein the first field plate region is in electrical contact 
with the second field plate region through a field plate 
connection via extending through the second insulating 
layer over the active area . 
13. The HEMT transistor according to claim 1 , further 
comprising a drain contact region and a source contact 
region , of electrically conductive material , extending over 
and in electrical contact with the semiconductor body , 
through the first and the second insulating layers on opposite 
sides of the gate region , 
the semiconductor body comprising an active area and an 
inactive area , the gate region , the first field plate region 
and the second field plate region extending over the 
active area , 
a second field plate region , of conductive material , 
extending over the second insulating layer , the second 
field plate region overlying the first field plate region . 
2. The HEMT transistor according to claim 1 , wherein the 
first and the second field plate regions are metal regions . 
3. The HEMT transistor according to claim 1 , wherein the 
gate region includes a lower gate portion and an upper gate 
portion , the lower gate portion extending into a first opening 
of the first insulating layer and in contact with the semicon 
ductor body . 
4. The HEMT transistor according to claim 1 , wherein the 
upper gate portion is formed of the same material as the first 
field plate region . 
5. The HEMT transistor according to claim 4 , wherein the 
upper gate portion and the first field plate region are formed 
of aluminum . 
6. The HEMT transistor according to claim 1 , further 
comprising a drain contact region and a source contact 
region , of electrically conductive material , extending over 
and in electrical contact with the semiconductor body , 
through the first and the second insulating layers on opposite 
sides of the gate region , wherein the first field plate region 
is disposed between the gate region and the drain contact 
region . 
7. The HEMT transistor according to claim 6 , wherein the 
first field plate region is electrically coupled to the source 
contact region . 
8. The HEMT transistor according to claim 1 , wherein the 
first field plate region has a first width along the first 
direction , and the second field plate region has a second 
width along the first direction direction , wherein the second 
width is greater than the first width . 
9. The HEMT transistor according to claim 3 , further 
comprising a dielectric layer extending between the first and 
the second insulating layers , wherein the dielectric layer has 
a second and a third opening , the gate region having an 
intermediate gate portion extending into the second opening , 
between the upper gate portion and the lower gate portion , 
and wherein the first field plate region has a lower plate 
portion extending through the third opening of the dielectric 
layer and in a cavity of the first insulating layer , a reduced 
thickness portion of the first insulating layer extending 
between the lower plate portion and the semiconductor body . 
10. The HEMT transistor according to claim 1 , wherein 
the semiconductor body comprises at least a first semicon 
ductor layer including aluminum gallium nitride , and a 
second semiconductor layer including gallium nitride , 
wherein the second semiconductor layer is contiguous to the 
first insulating layer . 
11. The HEMT transistor according to claim 1 , further 
comprising a drain contact region and a source contact 
region , of electrically conductive material , extending over 
and in electrical contact with the semiconductor body , 
through the first and the second insulating layers on opposite 
sides of the gate region , 
the semiconductor body comprising an active area and an 
inactive area , the gate region , the first field plate region 
and the second field plate region extending over the 
a metal portion extending on the second insulating layer 
between the source contact region and the second field 
plate region . 
14. A process , comprising : 
forming a semiconductive heterostructure in a semicon 
ductor body ; 
forming , on the semiconductor body , a first insulating 
layer having a first opening ; 
forming a gate region , of conductive material , on and in 
contact with the semiconductor body , the gate region 
extending into the opening ; 
forming a first field plate region , of conductive material , 
on the first insulating layer , the first field plate region 
spaced laterally apart from the conductive gate region ; 
forming a second insulating layer over the gate region , the 
first field plate region and the first dielectric layer ; and 
forming a second field plate region , of conductive mate 
rial , over the second insulating layer , the second field 
plate region overlying the first field plate region . 
15. The process according to claim 14 , wherein forming 
the gate region and forming the first field plate region 
comprises depositing and defining a same metal layer . 
16. The process according to claim 15 , comprising : 
forming a lower gate portion , of conductive material , in 
the first opening ; 
forming a dielectric layer over the first insulating layer 
and over the lower gate portion ; and 
selectively removing the dielectric layer over the lower 
gate portion ; 
wherein the metal layer forms an upper gate portion and 
the first field plate region . 
17. The process according to claim 16 , wherein selec 
tively removing the dielectric layer comprises removing a 
portion of the dielectric layer that is adjacent and not 
contiguous to the lower gate portion , the process further 
comprising : 
forming a cavity in the first insulating layer underlying the 
removed portion of the dielectric layer , the cavity 
active area , 
wherein the first field plate region is in electrical contact 
with the source contact region through a field plate 
contact region extending from the first field plate region 
on the inactive area and a connection via extending 
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overlying a reduced thickness portion of the first insu 
lating layer so that the metal layer fills the cavity and 
the removed portion of the dielectric layer . 
18. The process according to claim 15 , wherein the metal 
layer is aluminum . 
19. A device , comprising : 
a semiconductor body having a semiconductive hetero 
structure ; 
a conductive gate region on the semiconductor body ; 
a first insulating layer on the semiconductor body , at least 
a portion of the conductive gate region extending 
through an opening in the first insulating layer ; 
a second insulating layer on the first insulating layer and 
the conductive gate region ; 
a first conductive field plate extending between and in 
contact with the first and the second insulating layers , 
the first conductive field plate spaced laterally apart 
from the conductive gate region along a first direction ; 
and 
a second conductive field plate on the second insulating 
layer , the second conductive field plate overlying the 
first conductive field plate along a second direction 
transverse to the first direction , the second insulating 
layer extending directly between the first conductive 
field plate and the second conductive field plate along 
the second direction . 
20. The device according to claim 19 , wherein at least a 
portion of the conductive gate region is formed of a same 
material as the first conductive field plate . 
21. The device according to claim 20 , wherein the at least 
a portion of the conductive gate portion and the first con 
ductive field plate are formed of aluminum . 
22. The device according to claim 19 , further comprising : 
a drain contact on and in contact with the semiconductor 
body , and 
a source contact on and in contact with the semiconductor 
body , 
wherein each of the drain contact and the source contact 
extends through the first and the second insulating 
layers on opposite sides of the conductive gate region , 
wherein the first conductive field plate is disposed 
between the gate region and the drain contact region 
along the first direction . 
23. The device according to claim 22 , wherein the first 
conductive field plate is electrically coupled to the source 
contact . 
